Testing System for Analog Devices Direct Digital Synthesizer
نویسندگان
چکیده
منابع مشابه
An Improved Analog Waveforms Generation Technique using Direct Digital Synthesizer
In many kinds of equipment, it is important to produce readily control accurate waveforms of various frequencies and profiles such as agile frequency sources with low phase noise and low spurious signal content for communications, and simply generated frequency for industrial and biomedical applications. A direct digital synthesizer (DDS) provides many significant advantages over the PLL approa...
متن کاملSystem for Testing Analog-to-Digital Converters
This paper presents a system named ADC TEST that estimates the static and dynamic parameters of an analog-to-digital converter according to the definitions given in IEEE Standard 1241. One shows the available output graphical pages with theirs information and facilities in a practical testing application.
متن کاملAnalog Circuit Testing Using Built-In Direct-Digital Synthesis
Linearity is an important measure of an analog amplifier performance and normally measured by the 3rd order inter-modulation product (IP3) under a two-tone test. In this paper, we propose a test scheme that generates test tones using a built-in direct-digital synthesizer (DDS). Radio Frequency (RF) test tones are generated by converting the DDS output to RF using a built-in analog mixer that ca...
متن کاملPentomics Patents: Direct Digital Frequency Synthesizer
Direct Digital Frequency Synthesizer Pentomics’ first DDS patent concerns a method and apparatus for DDS which, unlike the traditional table-lookup methods, uses a simplified “angle-rotation” algorithm implemented as a multiplierless feedforward datapath, allowing easy pipelining and limiting the accumulation of roundoff errors. Our DDS’s modular architecture permits outputs of arbitrary precis...
متن کاملAn optimized Direct Digital Frequency Synthesizer (DDFS)
An optimized Direct Digital Frequency Synthesizer (DDFS) design in terms of reduced ROM, high throughput and speed is designed in this paper. DDFS is designed with 200 MHz reference clock frequency and 32 bit FTW for the generation of sine and cosine signal with 16 bit output frequency having frequency resolution of 0.0466 Hz and Phase resolution of 0.0055°. DDFS design is simulated using VHDL ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: MATEC Web of Conferences
سال: 2016
ISSN: 2261-236X
DOI: 10.1051/matecconf/20167901015